Logic-Level Timing: A Detailed Example and the Role of Slack

Loading...
From the course by University of Illinois at Urbana-Champaign
VLSI CAD Part II: Layout
8 ratings
University of Illinois at Urbana-Champaign

VLSI CAD Part II: Layout

8 ratings
From the lesson
Timing Analysis

Meet the Instructors

  • Rob A. Rutenbar
    Rob A. Rutenbar
    Adjunct Professor
    Department of Computer Science