Informações sobre o curso
1,807 visualizações recentes

100% online

Comece imediatamente e aprenda em seu próprio cronograma.

Prazos flexíveis

Redefinir os prazos de acordo com sua programação.

Nível intermediário

This course is aimed at students with prior programming experience and a desire to understand computation approaches to problem solving.

Aprox. 12 horas para completar

Sugerido: 4-10 hours/week...

Inglês

Legendas: Inglês

Habilidades que você terá

Programming PrinciplesComputer ArchitectureProgramming Language Concepts

100% online

Comece imediatamente e aprenda em seu próprio cronograma.

Prazos flexíveis

Redefinir os prazos de acordo com sua programação.

Nível intermediário

This course is aimed at students with prior programming experience and a desire to understand computation approaches to problem solving.

Aprox. 12 horas para completar

Sugerido: 4-10 hours/week...

Inglês

Legendas: Inglês

Programa - O que você aprenderá com este curso

Semana
1
2 horas para concluir

Familizarize youself with FPGA technologies

From the mid-1980s, reconfigurable computing has become a popular field due to the FPGA technology progress. An FPGA is a semiconductor device containing programmable logic components and programmable interconnects but no instruction fetch at run time, that is, FPGAs do not have a program counter. In most FPGAs, the logic components can be programmed to duplicate the functionality of basic logic gates or functional Intellectual Properties (IPs). FPGAs also include memory elements composed of simple flip-flops or more complex blocks of memories. Hence, FPGA has made possible the dynamic execution and configuration of both hardware and software on a single chip. This module provides a detailed description of FPGA technologies starting from a general description down to the discussion on the low-level configuration details of these devices, to the bitstream composition and the description of the configuration registers.

...
9 vídeos ((Total 57 mín.)), 2 testes
9 videos
FPGA-based systems and reconfiguration4min
Programmable System-on-Multiple Chips7min
Programmable System-on-Chips4min
FPGAs main building blocks7min
How to program an FPGA: bitstream and configuration5min
How to program an FPGA: system description and physical design7min
CAD Tools for FPGA-based systems design6min
An introuction to the SDx development environment9min
2 exercícios práticos
QUIZ 140min
QUIZ 230min
Semana
2
3 horas para concluir

A bird's eye view on SDAccel

The Xilinx SDAccel Development Environment let the user express kernels in OpenCL C, C++ and RTL (as an example we can think of, SystemVerilog, Verilog or VHDL) to run on Xilinx programmable platforms. The programmable platform is composed of (1) the SDAccel Xilinx Open Code Compiler (XOCC), (2) a Device Support Archive (DSA) which describes the hardware platform, (3) a software platform, (4) an accelerator board, and5. last but not least, the SDAccel OpenCL runtime. Within this module, after an introduction to OpenCL, we are going to see how this language has been sued in SDAccel and the main "components" of this toolchain.

...
7 vídeos ((Total 37 mín.)), 1 leitura, 1 teste
7 videos
An introduction to SDAccel and the OpenCL-based flow5min
OpenCL computational model: global and local sizes4min
Not only OpenCL! The Rationale behind the RTL and C flows5min
SDAccel memory model5min
SDAccel "emulations"5min
SDAccel runtime4min
1 leituras
SDAccel Environment Programmers Guide2h
1 exercícios práticos
QUIZ 330min
Semana
3
3 horas para concluir

On how to optmize your system

Within this module, Before getting into the optimisation, we will first understand how an FPGA is working, also from a computational point of view. Although the traditional FPGA design flow is more similar to a regular IC than a processor, an FPGA provides significant cost advantages in comparison to an IC development effort and offers the same level of performance in most cases. Another advantage of the FPGA when compared to the IC is its ability to be dynamically reconfigured. This process, which is the same as loading a program in a processor, can affect part or all of the resources available in the FPGA fabric. When compared with processor architectures, the structures that comprise the FPGA fabric enable a high degree of parallelism in application execution. The custom processing architecture generated by SDAccel for an OpenCL kernel presents a different execution paradigm. This must be taken into account when deciding to port an application from a processor to an FPGA. To better understand such a scenario we will briefly compare a processor sequential execution with the intrinsic parallel nature of an FPGA implementation. Furthermore, within this module we are going to familiarise ourselves with the application optimisation flow.The Xilinx SDAccel Environment is a complete Software Development Environment, for creating, compiling, and optimising OpenCL applications with the objective of being accelerated on Xilinx FPGAs. From a designer perspective we can organise the flow for optimising an application in the SDAccel Environment as a three phases flow. Those three phases are: (1) baselining functionalities and performance, (2) optimising data movement and (3) optimising kernel computation

...
5 vídeos ((Total 37 mín.)), 1 leitura, 1 teste
5 videos
FPGA Parallelism vs Processor Architecture 1/27min
FPGA Parallelism vs Processor Architecture 2/28min
Scheduling, Pipelining, and Dataflow8min
Application Optimization Flow6min
1 leituras
SDAccel Environment Profiling and Optimisation Guide1h 30min
1 exercícios práticos
QUIZ 430min
5 horas para concluir

Optimize your system via SDAccel

In this module we will provide a bird's eye view on the available SDAccel optimisations. The presented optimisations are not the only available ones, but they are more a list of recommendations to optimise the performance of an OpenCL application that have to be used as a starting point for ideas to consider or investigate further. Within this context we will organise these “recommendations” in three sets of optimisations: (1) arithmetic optimisations, (2) data-related optimisations, and finally (3) memory-related optimisations.

...
6 vídeos ((Total 34 mín.)), 2 leituras, 1 teste
6 videos
Interface optimizations: Overall context and an overview of a typical target architecture6min
Interface optimizations: a first example5min
Burst data transfer3min
Using full AXI data width4min
Using multiple memory banks3min
2 leituras
SDAccel Environment Profiling and Optimisation Guide2h
Sources Codes1h 30min
1 exercícios práticos
QUIZ 530min
Semana
4
4 horas para concluir

Other optimizations

After an overall description of possibile optimisations, within this module we will focus on four specific optimisations (1) loop unrolling, (2) loop pipelining, (3) array partitioning and (4) the host optimisations. First, we will describe loop unrolling which means to unroll the loop iterations so that, the number of iterations of the loop reduces, and the loop body performs extra computation. This technique allows to expose additional instruction level parallelism that Vivado HLS can exploit to implement the final hardware design. After that we will present the loop pipelining optimisation, where we will move from a sequential execution of the loop iterations to a pipelined execution in which the loop iterations are overlapped in time. After that we will present the array partitioning optimisation which allows to optimise the usage of BRAM resources in order to improve the performance of the kernel. Finally, at the end of this module we are going to discuss optimisations related to the host system that is responsible for transferring the data to and from the FPGA board, as well as to send the command to start the execution of a kernel.

...
6 vídeos ((Total 43 mín.)), 2 leituras, 1 teste
6 videos
Kernel optimization: loop unrolling 2/26min
Kernel optimization: loop pipelining9min
Kernel optimization: array partitioning 1/28min
Kernel optimization: array partitioning 2/27min
Host optimizations5min
2 leituras
SDAccel Environment Profiling and Optimisation Guide1h 30min
Source Codes1h 30min
1 exercícios práticos
QUIZ 630min
3 horas para concluir

An introduction to FPGA-augmented cloud infrastructures

...
3 vídeos ((Total 14 mín.)), 1 leitura, 1 teste
3 videos
An introduction to SDAccel and the AWS EC2 F1 instances8min
Closing remarks and future directions1min
1 leituras
A Scalable FPGA Design for Cloud N-Body Simulation2h
1 exercícios práticos
QUIZ 720min

Instrutores

Avatar

Marco Domenico Santambrogio

Associate Professor
DEIB - Dept. of Electronics, Information and Bioengineering

Sobre Politecnico di Milano

Politecnico di Milano is a scientific-technological University, which trains engineers, architects and industrial designers. From 2014 Politecnico di Milano started the release of several MOOCs, developed by the service for digital learning METID (Methods and Innovative Technologies for Learning), giving everybody the chance to enhance personal skills....

Perguntas Frequentes – FAQ

  • Ao se inscrever para um Certificado, você terá acesso a todos os vídeos, testes e tarefas de programação (se aplicável). Tarefas avaliadas pelos colegas apenas podem ser enviadas e avaliadas após o início da sessão. Caso escolha explorar o curso sem adquiri-lo, talvez você não consiga acessar certas tarefas.

  • Quando você adquire o Certificado, ganha acesso a todo o material do curso, incluindo avaliações com nota atribuída. Após concluir o curso, seu Certificado eletrônico será adicionado à sua página de Participações e você poderá imprimi-lo ou adicioná-lo ao seu perfil no LinkedIn. Se quiser apenas ler e assistir o conteúdo do curso, você poderá frequentá-lo como ouvinte sem custo.

Mais dúvidas? Visite o Central de Ajuda ao Aprendiz.